Abstract -A deep subelectron temporal noise CMOS image sensor (CIS) with a Gm-cell based pixel and a correlated-double charge-domain sampling technique has been developed for photon-starved imaging applications. With the proposed technique, the CIS, which is implemented in a standard 0.18-µm CIS process, features pixellevel amplification and achieves an input-referred noise of 0.5 e − rms with a correlated double sampling period of 5 µs and a row read-out time of 10 µs. The proposed structure also realizes a variable conversion gain (CG) with a periodcontrolled method. This enables the read-out path CG and the noise-equivalent number of electrons to be programmable according to the application without any change in hardware. The experiments show that the measured CG can be tuned from 50 µV/e-to 1.6 mV/e-with a charging period from 100 ns to 4 µs. The measured characteristics of the prototype CIS are in a good agreement with expectations, demonstrating the effectiveness of the proposed techniques.
been proposed to reduce the input-referred noise of CIS. One solution based on implementing a high-gain column-level amplifier [2] , [3] has widely been used in low-light level CIS attribute to its effectiveness of temporal noise reduction. Another trend in recent works [6] [7] [8] [9] [10] [11] is to minimize the capacitance of the floating diffusion node in the pixel. In view of the high conversion gain (CG), these image sensors exhibit a very impressive photon-counting capability in respect of the noise performance. Nevertheless, the use of a fixed high-gain amplification, either in the voltage domain or the charge domain, inevitably leads to degradation of the dynamic range (DR). Given the fact that the signal-to-noise ratio at high light levels is adequate without high-gain amplification, an efficient technique to embed a tunable CG along the read-out path is essential for the implementation of low-noise CMOS image sensor with high DR.
In this paper, a Gm-cell-based pixel targeted for a deep subelectron temporal noise CIS is presented [15] . Implemented in a standard 0.18-μm CIS technology, the proposed pixel structure adopts in-pixel amplification method [1] to reduce its input-referred noise. To overcome the tradeoff between high DR, which benefits from low gain, and low input-referred noise, which benefits from high gain, a pixel-level variablegain has been realized in a period-controlled manner. As such, the read-out path CG can be programmed according to the specific application of the CIS without any reconstruction of the hardware. In addition, the proposed pixel architecture allows the realization of pixel-level amplification without any in-pixel capacitors or resistors, enabling a relatively pixel compact layout with a pitch of 11 μm. Different from conventional low-noise CIS architectures [2] , [3] , the Gmcell-based pixel leverages the use of a column-level highgain amplifier and correlated multiple sampling (CMS). This simplifies the system and decreases the row read-out time. Measurement results show that the Gm-cell-based pixel effectively realizes a period-controlled CG, which can be tunable from 50 μV/e-to 1.6 mV/e-with a charging period from 100 ns to 4 μs. In addition, an input-referred noise of 0.5 e − rms is achieved in the measurement within a correlated double sampling (CDS) period of 5 μs and a row read-out time of 10 μs.
The rest of this paper is organized as follows. Section II describes the operating principle of the Gm-cell-based pixel and the periodic filtering model of the charge domain sampling and charge domain CDS. Section III presents the details 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. of the circuits and sensor implementation. The characterization results of the fabricated image sensor are presented in Section IV. Conclusions are given in Section V.
II. OPERATING PRINCIPLE
In a conventional CIS, a source followers (SFs) [ Fig. 1(a) ] is used in every pixel for buffering the floating diffusion (FD) node voltage onto the sample-and-hold (S/H) capacitors or column-parallel switched-capacitor amplifiers. Owing to its unity-gain nature, the SF topology inherently restricts the signal amplification at pixel-level. As a consequence, the combination of the pixel-level SF and column-level amplifier has been recognized as the most significant noise contributor along the read-out path. To address this problem, in this paper, we use a trans-conductance (Gm) cell-based pixel [ Fig. 1(b) ]. In contrast to prior work [26] , which employed a transconductance cell to convey the pixel voltage to a currentmode output, the proposed pixel integrates the output current of the trans-conductance cell on a column-level S/H capacitor, thus producing a voltage output. This topology, on one hand, offers a pixel-level voltage gain to reduce the input-referred noise, and enables a period-controlled variable gain to achieve an optimal noise/DR tradeoff on the other hand. A dedicated charge-domain CDS technique has been applied to a CIS for the first time to realize this period-controlled method as well as to act as a sinc-type low-pass filter to reduce the input-referred noise, which will be discussed in this section.
A. Concept of Gm-Cell-Based Pixel Fig. 2 shows the operating principle of the Gm-cell-based pixel. The pixel is composed of a pinned-photodiode (PPD) followed by a Gm-cell. Combined with the S/H capacitors, the read-out chain acts as a Gm-C integrator. Unlike the conventional SF-based pixel, which samples the signal with an exponential settling process in voltage domain, the proposed architecture first converts the FD node voltage V FD into a current I pix . Afterward, this current starts charging into the S/H capacitors with capacitance value of C s within a programmable time window T ch . Upon completion of the charging process (at the end of T ch ), the resulting voltage on the S/H capacitors is readout. To ensure that there is no relation between two adjacent sampling operations, the S/H capacitor is discharged by switching on RST before the next new sample. This process is often referred to as charge-domain sampling, which is also known as boxcar sampling [16] . Neglecting nonideal effects of the circuit, the time-domain output voltage of the sampler can be written as
where g m is the trans-conductance value of the Gm-cell, C s is the S/H capacitance, n is an integer, T ch is the charging period, and T s is the sampling period.
B. Periodic Filtering Model of the Charge-Domain Sampling
The described charging process in (1) behaves as the convolution integral of an input signal and a rectangular window whose height is g m /C s and width is T ch . Thus, it forms a continues-time (CT) first-order sinc-type low-pass filter prior to sampling at discrete-time (DT) intervals (Fig. 3 ) [17] . The transfer function of this filter in the s-domain is [18] 
and the ideal magnitude transfer function can be expressed as found as −20 dB/dec, which is the same as a first-order lowpass filter. In addition, the notches of this sinc-type filter land at integer multiples of k f ch , where f ch = 1/T ch and k is an integer. Accordingly, the aliasing interference at k f ch is theoretically infinite attenuated by the notches before they are aliased on top of the desired signal. As the notches only appear at discrete frequencies, the suppressed amount of highfrequency components at other frequency ranges is decided by the skirts of sidelobe adjacent to a notch. If the aliasing component appears at an offset frequency f from the kth notch k f ch , it will be suppressed by [19] 
for f f ch . It can be shown that for a given signal bandwidth and a particular attenuation requirement in the aliasing bands, (4) sets the required charging clock frequency to ensure a sufficiently wide sinc notches. Our simulation in MATLAB shows that, with the aid of the sinc notch attenuation, the charge-domain sampling reduces more than 20% thermal noise, in comparison with the voltage-domain sampling which features a first-order low-pass transfer function.
The transfer function also shows that the −3 dB bandwidth of the sinc filter is around f −3 dB ≈ 0.44/T ch = 0.44 f ch [20] . Meanwhile, the ideal dc voltage gain is found as
where 1/C s f ch can be regarded as the equivalent discrete time output impedance of the Gm-cell. Given the fact that both the gain of the voltage amplification A pix and −3 dB bandwidth f −3 dB are determined by T ch , a programmable A pix and f −3 dB can be obtained by tuning the time window T ch without using any other changes at circuit-level implementation. Fig. 4 also shows the charge-domain sampler transfer function with a different T ch applied. Note that increasing T ch not only helps in boosting the dc gain, but also reducing the bandwidth of the charge-domain sampler. This result is used in the operation of the CIS with proposed Gm-cell-based pixel to reduce the input-referred noise, which will be described in Section II-C.
C. Periodic Filtering Model of the Charge-Domain CDS
CDS is a well-known noise reduction technique in CIS. By subtracting the reset level and signal level, which are sampled at T rst and T sig , the effectiveness of the CDS noise canceller can be characterized as a DT high-pass filtering operation, as analyzed in [21] . The transfer function of H CDS ( f ) is given by
where T 0 is the sampling interval between T rst and T sig . A behavioral model of the Gm-cell-based pixel with chargedomain CDS is depicted in Fig. 5 . As two distinct filtering functions, namely, a CT sinc low-pass filter H W I ( f ) and a DT high-pass filter H CDS ( f ) are realized simultaneously, the overall transfer function of the charge-domain CDS without zero-order hold effect [22] can be written as Compared to a corresponding voltage-domain CDS transfer function, which has an equal −3 dB bandwidth, the chargedomain CDS introduces two groups of notches. As shown by simulations in Fig. 6 , one group of notch frequencies is located at T ch /k, owing to the charge-sampling sinc-type filter (si nc(π f T ch )), while the other group is placed at T 0 /k, owing to the sinc function effect (sin(π f T 0 )) of the CDS operation [22] . The joint effect of sinc(π f T ch ) and sin(π f T ch ) increases the depth of the notches and thus further improves the attenuation in the stopband. As such, compared with the voltage-domain CDS response, the charge-domain CDS provides a greater extent attenuation on high-frequency noise components than the first-order low-pass filtering of the voltage-sampling circuits. Fig. 7 shows the implementation details and timing diagram of the proposed Gm-cell-based pixel in a CIS. It consists of a Gm-cell in each pixel and a CDS S/H capacitor bank at column-level. As the choice of the Gm-cell topology is dictated by the fill factor limitation, similar to [1] , the proposed architecture adopts a single-ended cascode common-source topology as a pixel-level Gm-cell, where g m is set by the pMOS transistor M cs . A relatively large size of M cs (W/L = 3/0.5), needed for providing a sufficient g m at the pixel-level, also helps to provide a sufficiently high self-biased reset voltage (∼2.3 V) at the FD node during the reset phase. A conceptual pixel layout is shown in Fig. 8 .
III. CIRCUIT AND SENSOR IMPLEMENTATION
The sinc-type filter analysis above assumes that the output resistance of the trans-conductor is infinite for the case when the trans-conductor and the capacitor form an integrator. Although such an assumption is not possible, as long as the time constant of the integrator is prominently longer than T ch , the finite output resistance will not affect the performance significantly. Therefore, the Gm-C integrator's time constant τ should be designed in the following way:
where R o,Gm is the output impedance of the Gm-cell, C S/H is the capacitance of the S/H capacitors, and C p is the parasitic capacitance of the column net. In order to boost R o,Gm as well as mitigate the Miller effect [23] , an adequate gate voltage V cas is applied to the row select state of the pixel, allowing M rs to operate as a cascode transistor, rather than to work in the triode region as a switch. Meanwhile, a high-impedance cascode current-source I col , which is implemented by long channel transistors M 1 to M 4 , is chosen as the load of the common-source stage to define the biasing current. What is more, the capacitor in each column is carefully sized to meet the time constant and gain requirement, while also ensure that the associated kT/C noise is not dominant. In this paper, the values of C r and C s are both 2 pF, which in total occupy around 80% of the column area. Compared to other columnlevel architectures with similar readout gain, bandwidth and process [24] , which paid the majority of the column area for additional amplifiers, the S/H capacitors used in this paper do not introduce a significant area overhead.
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The uniformity of the CG across the pixel array is determined by the consistency of the T ch pulsewidth, which in turn is affected by the rising/falling transition time of the clock pulse. To minimize the transition time, logic repeaters have been inserted to the clock distribution network. According to our simulations, the maximum clock delay from the clock input pad to the end of the repeater chain is less than 1 ns, while the variation of the T ch pulsewidth is within 55 ps, which has negligible impact on the accuracy of the CG.
For the purpose of maximizing the output swing and improving the linearity performance, the supply voltage of the prototype chip is set to 3.8 V. According to simulations, g m of M cs is around 30 μS, and R o,Gm is larger than 200 M with a 4-μA bias in each pixel. With C r = C s = 2 pF, T int can be digitally programmed between 100 ns to 4 μs, resulting in a tuneable pixel-level voltage gain ranging from ×1 to ×32.
During the reset phase of each RS operating sequence, the Gm-cell is configured as a negative feedback scheme by switching on the reset transistor M rst . As such, the Gm-cell is auto-zeroed, and the settled bias voltage of the commonsource transistor M cs as well as the reset level of the pixel is stored at the FD node capacitor.
After switching off M rst , the Gm-cell is connected as an open-loop configuration, operating at the "memorized" bias condition stored on the parasitic capacitors of the FD node. With the help of switching on SH r , a current I r , which is proportional to the reset level V r , is first produced by the Gmcell and charges on the S/H capacitor C r during a period T ch from the initial state level V RST . Then, at the end of the charge transfer from the PPD to the FD, the corresponding video signal current I s is generated. Within the same period length T ch , by switching on SH s , this current is windowed charging into C s from the same initial level V RST . By performing these double charging processes, the resulting voltage level V reset and V signal are held on C r and C s , respectively, and are sequentially readout from the CIS chip via multiplexers and output buffers. An off-chip 16-b analog-to-digital converter (ADC) with an LSB of 30 μV has been implemented on the printed circuit board (PCB) to convert the analog output voltage levels into digital signal. The voltage subtraction of the reset level and the signal level (V signal -V reset ) is then performed in the digital domain with the aid of a National InstrumentsVision Acquisition Software. In this way, we realize the CDS in digital domain and obtain the period-controlled amplified video signal V signal -V reset with the charge-domain CDS.
The test sensor with the proposed pixel architecture has been fabricated in a 0.18-μm 1P4M standard CIS process technology. Fig. 9 (a) presents a microphotograph of the prototype chip with the main functional blocks highlighted. The test pixels has been divided into six subgroups, each of which includes 20(H) × 32(V) pixels and features the same pixel pitch of 11 μm. For flexibility, the digital logic, which implements the charging clocks T ch and other operating clocks are realized off-chip.
IV. EXPERIMENTAL RESULTS
The pixel-level CG CG tot associated with the periodcontrolled function has been measured by using the photon transfer curve measurement technique. Fig. 10 shows the measured CG CG tot = CG FD × A pix of the fabricated Gm-cellbased pixel, where CG FD is the CG at FD node. To separately investigate the gain factor A pix of the charge-sampling pixel, we also measure the CG FD of an unity-gain pMOS SF-based reference 4T-pixel [24] as a comparison, in which the FD node is laid out with the same area as the proposed pixel. Note that the CG FD of the SF-based pixel is measured as 55 μV/e − , which indicates that the nominal value A pix of the chargesampling pixel is around ×30. The measurement results show that CG tot can be programmable from 50 μV/e − to 1.6 mV/e − when a charging period from 100 ns to 4 μs applied. Four sample images captured by the test array at 0.5 lux at room temperature are shown in Fig. 9(b) with T ch programmable from 0.5 to 4 μs. Fig. 11 shows the DR as a function of T ch . The highest DR exceeds 68 dB at T ch = 100 ns, and remains above 60 dB at T ch = 4 μs. In addition to the single exposure DR, the proposed pixel provides a calculated potential DR of 89 dB using typical multiple exposure methods thanks to the embedding of an adjustable-gain function.
Temporal noise characterization has been done in dark and implemented by keeping the transfer gate TG off during the measurement period. The rms temporal noise is first measured by a board-level 16-b ADC and then referred to the electron domain by dividing its corresponding measured CG. Fig. 12 shows the measured input-referred noise of the proposed pixel as a function of T ch . The noise-reduction tendency initially is proportional to 1/T ch and later becomes proportional to 
1/
√ T ch . This result indicates that the Gm-cell-based pixel not only reduces the noise originating from the exceeding circuits connected at the back of the pixel as a result of the signal amplification of the charge-sampling technique, but also suppresses the thermal noise generated by the pixel level circuit as a result of noise-bandwidth reduction. At T ch = 4 μs, the pixel achieves an input-referred noise of 0.51 e − rms . The inset of Fig. 12 shows the corresponding noise histogram. This result isobtained from 320 pixels after performing 1000 readouts with a CDS period of 5 μs and a row read-out time of 10 μs. In addition, when referred the noise back to the input of the signal chain in the voltage domain by dividing its corresponding gain factor A pix , the lowest measured input-referred noise level is found around 27 μV, which is shown and compared with other state-of-the-art low-noise CIS in Fig. 13 . Fig. 13 presents that an improvement in figure-of-merit regarding the read-out noise reduction was successfully obtained by using the proposed Gm-cell-based pixel and charge-domain CDS technique.
Fig. 14 shows the measured pixel output signal as a function of the exposure time, as well the corresponding linearity error. The peak linearity error of the proposed pixel architecture is measured as 2.5% with an output voltage range ranging from 0 to 0.5 V. Because of the trans-conductance is V FD -dependence and the Gm-cell is open loop, the g m variation across the whole array is relatively large compared with an SF-based pixel array. This degrades the pixel output linearity, and decreases the effectiveness of CDS. The latter results in a worse fixed pattern noise (FPN), which is measured as 3.8% at T ch = 1 μs. For this sake, digital calibration has to be done after the acquisition of the raw image from the sensor to improve the linearity and FPN. Besides the common approach of performing digital image processing, a trans-conductance linearization technique, such as source-degeneration [23] , can also be applied to each Gm-cell to compensate for the nonlinearity, with the cost of a slightly elevated input referred noise. Table I summarizes the performance of the proposed Gmcell-based pixel in comparison with prior work on lownoise CIS. Compared to pixel-level open-loop amplification [1] , this paper has the same pixel pitch and process node, while achieving 1.7× lower input-referred noise. Although the pixel pitch is large due to an extra n-well introduced by the pMOS transistors, it can be potentially reduced (e.g., ∼7-μm pixel pitch with a 50% fill factor) with the help of an optimized layout approach [4] and a smaller size pixel transistor. By utilizing the charge-sampling approach, the low noise performance of our prototype is achieved with a 10 μs row read-out time. It is worth noting that this row read-out speed would not degrade significantly even if the pixel array is extended to a larger size, thanks to the adoption of the charge-sampling approach.
V. CONCLUSION
In this paper, a prototype CIS with Gm-cell-based pixels has been presented. The proposed structure realizes the tunable CG with period-controlled method. This enables the CG and the noise-equivalent number of electrons to be programmable according to the application without any change in hardware. The obtained noise performance is comparable to the stateof-the-art low-noise CIS, while this paper employs a simpler circuit, without suffering from DR limitations, and is fabricated in a low cost, standard CIS process.
